XC3S1400A-4FGG484I Programmable IC
Chip 484-BBGA Package Embedded FPGAs Integrated Circuits Logic
Cells
Number of LABs/CLBs | | |
Number of Logic Elements/Cells | | |
Total RAM Bits | | |
Number of I/O | | |
Number of Gates | | |
Voltage - Supply | | |
Mounting Type | | |
Operating Temperature | | |
Package / Case | | |
Supplier Device Package | | |
Base Product Number | |
XC3S1400A-4FGG484I Features
• Very low cost, high-performance logic solution for
high-volume, cost-conscious applications
• Dual-range VCCAUX supply simplifies 3.3V-only design
• Suspend, Hibernate modes reduce system power
• Multi-voltage, multi-standard SelectIO™ interface pins
• Up to 502 I/O pins or 227 differential signal pairs
• LVCMOS, LVTTL, HSTL, and SSTL single-ended I/O
• 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
• Selectable output drive, up to 24 mA per pin
• QUIETIO standard reduces I/O switching noise
• Full 3.3V ± 10% compatibility and hot swap compliance
• 640+ Mb/s data transfer rate per differential I/O
• LVDS, RSDS, mini-LVDS, HSTL/SSTL differential I/O with integrated
differential termination resistors
• Enhanced Double Data Rate (DDR) support
• DDR/DDR2 SDRAM support up to 400 Mb/s
• Fully compliant 32-/64-bit, 33/66 MHz PCI® technology support
• Abundant, flexible logic resources
• Densities up to 25,344 logic cells, including optional shift
register or distributed RAM support
• Efficient wide multiplexers, wide logic
• Fast look-ahead carry logic
• Enhanced 18 x 18 multipliers with optional pipeline
• IEEE 1149.1/1532 JTAG programming/debug port
• Hierarchical SelectRAM™ memory architecture
• Up to 576 Kbits of fast block RAM with byte write enables for
processor applications
• Up to 176 Kbits of efficient distributed RAM
• Up to eight Digital Clock Managers (DCMs)
• Clock skew elimination (delay locked loop)
• Frequency synthesis, multiplication, division
• High-resolution phase shifting
• Wide frequency range (5 MHz to over 320 MHz)
