Sign In | Join Free | My burrillandco.com
Home > Electronics Production Machinery >

EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device

    Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
     
    Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers
    • Buy cheap EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device from wholesalers

    EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device

    Ask Lasest Price
    Brand Name : ALTERA/INTEL
    Model Number : EPM7064AETC44-10N
    Certification : ROHS
    Price : Negotiated
    Payment Terms : T/T, Western Union
    Supply Ability : 5000PCS
    Delivery Time : 5 working days
    • Product Details
    • Company Profile

    EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device

    EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC

    MAX 7000A Programmable Logic Device


    Related part# EPM7032AE EPM7064AE EPM7128AE EPM7256AE EPM7512AE CPLD INTEL IC


    The MAX 7000A architecture includes the following elements:

    ■ Logic array blocks (LABs) ■ Macrocells ■ Expander product terms (shareable and parallel)

    ■ Programmable interconnect array

    ■ I/O control blocks The MAX 7000A architecture includes four dedicated inputs that can be used as general-purpose inputs

    or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin.


    Features:

    ■ High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX (MAX®) architecture (see Table 1)

    ■ 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability – MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532 – EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532

    ■ Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1

    ■ Supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71

    ■ Enhanced ISP features – Enhanced ISP algorithm for faster programming (excluding EPM7128A and EPM7256A devices) – ISP_Done bit to ensure complete programming (excluding EPM7128A and EPM7256A devices) – Pull-up resistor on I/O pins during in-system programming

    ■ Pin-compatible with the popular 5.0-V MAX 7000S devices ■ High-density PLDs ranging from 600 to 10,000 usable gates

    ■ Extended temperature range


    4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz

    ■ MultiVoltTM I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels

    ■ Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), spacesaving FineLine BGATM, and plastic J-lead chip carrier (PLCC) packages

    ■ Supports hot-socketing in MAX 7000AE devices

    ■ Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance ■ PCI-compatible ■ Bus-friendly architecture, including programmable slew-rate control ■ Open-drain output option

    ■ Programmable macrocell registers with individual clear, preset, clock, and clock enable controls

    ■ Programmable power-up states for macrocell registers in MAX 7000AE devices ■ Programmable power-saving mode for 50% or greater power reduction in each macrocell ■ Configurable expander product-term distribution, allowing up to 32 product terms per macrocell ■ Programmable security bit for protection of proprietary designs ■ 6 to 10 pin- or logic-driven output enable signals ■ Two global clock signals with optional inversion ■ Enhanced interconnect resources for improved routability ■ Fast input setup times provided by a dedicated path from I/O pin to macrocell registers ■ Programmable output slew-rate control ■ Programmable ground pins

    Software design support and automatic place-and-route provided by Altera’s development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations ■ Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest ■ Programming support with Altera’s Master Programming Unit (MPU), MasterBlasterTM serial/universal serial bus (USB) communications cable, ByteBlasterMVTM parallel port download cable, and BitBlasterTM serial download cable, as well as programming hardware from third-party manufacturers and any JamTM STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File- (.svf) capable in-circuit tester.


    MAX 7000A Programmable Logic Device Data Sheet:

    In-System Programmability

    MAX 7000A devices can be programmed in-system via an industrystandard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000A architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 3.3-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 kΩ. MAX 7000AE devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that provides safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. This feature is only available in EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, and EPM7512AE devices. ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster serial/USB communications cable, ByteBlasterMV parallel port download cable, and BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem. In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a predefined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000AE devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. EPM7128A and EPM7256A device can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices. The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD 71, can be used to program MAX 7000A devices with incircuit testers, PCs, or embedded processors.

    Programmable Speed/Power Control

    MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency. The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (tLPA) for the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters.


    Environmental & Export Classifications

    ATTRIBUTEDESCRIPTION
    RoHS StatusROHS3 Compliant
    Moisture Sensitivity Level (MSL)1 (Unlimited)
    REACH StatusREACH Unaffected
    ECCNEAR99
    HTSUS8542.39.0001

    Specifications:

    Category
    Electronic Components
    SubCategory
    Integrated Circuits IC
    Family
    CPLDs (Complex Programmable Logic Devices) IC
    Mfr
    ALTERA / INTEL
    Package
    Tray & Reel (TR)
    Type
    Transceiver
    Protocol
    RS422, RS485
    Number of Drivers/Receivers
    1 /.1
    Duplex
    Full
    Receiver Hysteresis
    70 mV
    Data Rate
    250kbps
    Voltage - Supply
    3V ~ 3.6V
    Operating Temperature
    -40°C ~ 70°C (TA)
    Mounting Type
    Surface Mount
    Package / Case
    QFP44 (10* 10mm )
    Supplier Device Package
    TQFP44
    Base Product Number
    EPM7064
    Datasheet-PDF Related productsEPM7032AE EPM7064AE EPM7128AE EPM7256AE EPM7512AE

    Product Tags:

    nec vt575

      

    nec vt700

      

    nec vt580

      
    Quality EPM7064AETC44-10N ALTERA CPLD 64MC 10NS 44TQFP Integrated Circuits IC MAX 7000A Programmable Logic Device for sale
    • Haven't found right suppliers
    • Our buyer assistants can help you find the most suitable, 100% reliable suppliers from China.
    • And this service is free of charge.
    • we have buyer assistants who speak English, French, Spanish......and we are ready to help you anytime!
    Submit Buying Request
    Send your message to this supplier
    *From:
    Your email address is incorrect!
    *Subject:
    Your subject must be between 10-255 characters!
    *Message:
    For the best results, we recommend including the following details:
    • --Self introduction
    • --Required specifications
    • --Inquire about price/MOQ
    Your message must be between 20-3,000
    Yes! I would like your verified suppliers matching service!
    Send your message to this supplier
     
    *From:
    *To: Angel Technology Electronics Co
    *Subject:
    *Message:
    Characters Remaining: (0/3000)
     
    Explore more Integrated Circuits IC products from this supplier
    Find Similar Products By Category:
    Inquiry Cart 0