| Sign In | Join Free | My burrillandco.com |
|
...pin PQFP Supply Voltage: 2.5 V to 3.3 V Temperature Range: -40°C to 85°C Operating Frequency: 25 MHz Organization: 2,210 Macrocells Input/Output: 200 User I/Os Configuration Memory: Flash Memory Number of PL...
...Pins: 504 - Maximum Clock Frequency: 333 MHz - Maximum Operating Temperature: 85°C - Maximum Power Dissipation: 3.2W - Number of Gates: 144K - Number of I/O Banks: 4 - Programmable Logic Resources: 4,800 log...
... (Kbits): 2,048 - Maximum I/O Pins: 480 - Maximum User I/Os: 480 - Maximum Number of Block RAMs: 4 - Maximum Number of Clock Management Tiles: 4 - Maximum Number of MMCMs: 2 - Number of Differential I/O Bank...
... of Logic Cells: 200K -Number of Registers: 1.2K -Number of DSP Slices: 112 -Number of Block RAM: 4.5Mb -Number of I/O Pins: 144 -Number of User I/O: 74 -Number of JTAG Ports: 4 -Number of Clock Inputs: 8 -N...
... of DSP Slices: 180 - Maximum On-Chip RAM: 6.5 Mbits - Maximum Clock Frequency: 500 MHz - Number of PLLs: 4 - Number of I/O Pins: 900 - JTAG Chain Length: 8 - Maximum Power Dissipation: 12.5W - Power Supply ...
... Maximum Clock Frequency: 200MHz • JTAG Programming Interface • SRAM Memory Capacity: 32Kbits • On-chip Configurable Logic Cells: 2,000 • Maximum Number of I/O Pins: 160 • Package Type: VQFP • Operating Volt...
... transceivers • 15Mbits of block RAM • 4 PowerPC 405 processors • Up to 533MHz of performance • Clock and reset management • On-chip JTAG programming • High-performance, low-power design • Direct connection ...
... - 5.4Mb memory - 32 user I/O - JTAG boundary scan - On-chip oscillator - 3.3V I/O and core voltage - 0.8mm ball pitch - 324-pin BGA package Applications: - Automation, medical, industrial and consumer - Emb...
... Programmable I/O Lines - 8 Channel 10-bit A/D Converter - JTAG Interface - Operating Voltage: 1.8V - 5.5V - Operating Frequency: 0 - 16 MHz - Max I/O Pin Current: 40 mA - Max Operating Frequency: 16 MHz - M...
... - Operating voltage: 2.7V to 5.5V - Operating temperature range: -40C to +85C - Package: 44-pin TQFP Applications: - Automotive applications - Industrial control - Home appliances - Robotics - Audio/video s...
... 4. Clock frequency range: 0 - 16Mhz 5. Up to 16K Bytes of Flash memory 6. Up to 1K Bytes of RAM 7. On-chip debug module with JTAG interface 8. Up to 16 I/O pins 9. 8-channel 10-bit A/D converter 10. 4-chann...
... SRAM * 16KB EEPROM * Two 12-bit A/D converters * Two 12-bit D/A converters * Four 32-bit timers * Up to 70 GPIO pins * USB 2.0 Full-Speed controller * JTAG/SWD debug interface * Advanced...
... of peripherals including an LCD controller, 12-bit A/D converter, an RTC, and up to two USARTs. The MSP430F5359IPZ also features low power consumption, an integrated JTAG interface, and up to 108 I/O pins. ...
... • 4x USARTs, 2x I2Cs, 3x SPIs, CAN controller • Timers, GPIOs, DMA, ADC, DAC • Low power consumption • JTAG and SWD debug interface • Operating temperature range from -40°C to +85°C Package: • LQFP-64 packa...
... Memory and 8 Kbytes of SRAM • 12-bit ADC with up to 16 channels • 3.3 V Single Supply Voltage • Integrated LCD and RTC • Up to 28 I/O Pins • Up to 4 USARTs, 2 SPIs, 2 I2Cs, 2 I2Ss • USB 2.0 Full Speed Devic...
...pin QFN Package - up to 32K Flash Memory - up to 2K RAM - up to 256 bytes of Data EEPROM - Up to 14 I/O Ports - Up to 8 Channels of 8-bit ADC - Up to 3 Channels of 16-bit Timer/Counters - 2 Channels of SPI -...
...-1-N8R8's GPIO3 can be used to control the source of JTAG signals during the early boot process. This pin does not have any internal pull resistors and the strapping value must be controlled by the external ...
..., 64KB, and 128KB of In-System Programmable Flash – 8KB of SRAM for Cache (or as General-Purpose RAM) – 20KB of Ultra-Low-Leakage SRAM – 2-Pin cJTAG and JTAG Debugging – Supports Over-the-Air (OTA) Update ...
... the built–in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability – ISP circuitry compliant with IEEE Std. 1532 ■ Built–in boundary-scan test (BST) circuitry compli...
... the built–in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability – ISP circuitry compliant with IEEE Std. 1532 ■ Built–in boundary-scan test (BST) circuitry compli...